ASAI job platform logo
  1. Home
  2. /Jobs
  3. /Senior Build and Release Methodology Engineer
NVIDIA

Senior Build and Release Methodology Engineer

India · Senior

Older listing - lower visibility likelyVerified listingPosted 227d ago

Applicants who checked fit first are 3.1× more likely to hear back

Your match scoreCalculated · locked
86Overall
64Skills
97Experience

Your score for this role already exists

ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.

No credit card · 1 tap with Google

What we know about this role

Hiring pulse

HIGH

NVIDIA is actively reviewing profiles and moving candidates through the pipeline right now.

Apply window

First 72 hours

Window passed - posted 227d ago

Early applicants get seen before the pile builds.

Not a repost

The first time we've seen this listing - it hasn't been closed and reopened.

Skills required

12 listed
Computer GraphicsParallel ComputingArtificial IntelligenceBuild AutomationShell ScriptPhysical DesignGraphics Processing Unit (GPU)Perl (Programming Language)+4 more
Computer GraphicsParallel ComputingArtificial IntelligenceBuild AutomationShell Script

You almost certainly match several of these already. Unlock your skill map to see the matches, the gaps, and what to fix first.

Job description

NVIDIA has continuously reinvented itself. Our invention of the GPU sparked the growth of the PC gaming market, redefined modern computer graphics, and revolutionized parallel computing. Today, research in artificial intelligence is booming worldwide, which calls for highly scalable and massively parallel computation horsepower that NVIDIA GPUs excel. NVIDIA is a “learning machine” that constantly evolves by adapting to new opportunities that are hard to solve, that only we can address, and that matter to the world. This is our life’s work , to amplify human creativity and intelligence. As an NVIDIAN, you’ll be immersed in a diverse, supportive environment where everyone is inspired to do their best work. Come join our diverse team and see how you can make a lasting impact on the world!

We are looking for a Senior Engineer for our Build and Release Methodology Group catering to our pioneering SOCs. As the SOC development becomes more complex requiring packing of more and more IPs and the need for doing more SOCs increase, we need to have a scalable infrastructure to be able to complete SOC development in fastest as well as most efficient way possible. This requires an SOC Build and IP Release infrastructure that caters to and keeps up with these ever-increasing complexities. In this position, you will work first-hand on architecting and developing this methodology. If you have real passion for methodologies and automation solutions, you will fit in great!

What you'll be doing:

  • Define and develop system-level methodologies and tools to build SOCs in an efficient and scalable manner.

  • Architect and implement core build flows so as to optimize build and make it simpler and efficient.

  • Improve build, release, and integration tools and procedures.

  • Identify and develop Checks to enforce the best practices for the Build and Release guidelines.

  • Develop solutions to enable abstraction and compartmentalization for customer IPs.

  • Identify difficulties and inefficiencies in the SOC implementation process and propose ideas to solve them.

  • Support IP teams with Build and Release related issues.

What we need to see:

  • BS or MS in Electrical Engineering, Computer Engineering, or Computer Science, or equivalent experience.

  • 4+ years of industry experience as Build and Release Engineer, Build Automation, IP integration and related areas.

  • Strong coding skills in Perl, Python, Makefile, Shell script, or other industry-standard scripting languages.

  • Excellent analytical and problem-solving skills.

  • Excellent interpersonal skills to work with multi-functional teams and collaborate with team members across sites and cultures to build consensus.

  • Background in RTL (Verilog), Verification (UVM, System Verilog) and C/C++ is a plus - Not must.

  • Experience in synthesis and physical design is a plus - Not must.

#LI-Hybrid

Free · no signup

Get tomorrow's jobs before you have to search

Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.

Join WhatsAppJoin Telegram

No spam. Just jobs and resources.

Why people use ASAI

Someone shared one job with you. ASAI keeps finding the rest.

  • Scored, not searched. Every role ranked against your actual profile.

  • Alerts as often as hourly. Reach new roles while the pile is still small.

  • Skill gaps, spelled out. See exactly which requirements you don't meet yet.

  • Verified jobs, only. Say no to ghost jobs. Your time deserves respect.

Keep browsing

All open roles at NVIDIA

Two ways in

Applicants who checked fit first are 3.1× more likely to hear back

Your match scoreCalculated · locked
86Overall
64Skills
97Experience

Your score for this role already exists

ASAI compared this JD against 41 signals - skills, seniority, domain, stack overlap etc. Add a resume and it unlocks in about 30 seconds.

No credit card · 1 tap with Google

Free · no signup

Get tomorrow's jobs before you have to search

Daily job drops, skill trends and free resources - posted straight to the group. Leave any time.

Join WhatsAppJoin Telegram

No spam. Just jobs and resources.

Why people use ASAI

Someone shared one job with you. ASAI keeps finding the rest.

  • Scored, not searched. Every role ranked against your actual profile.

  • Alerts as often as hourly. Reach new roles while the pile is still small.

  • Skill gaps, spelled out. See exactly which requirements you don't meet yet.

  • Verified jobs, only. Say no to ghost jobs. Your time deserves respect.

ASAI job platform logo

A job platform finally, balanced in your favour.

Jobs by CityJobs by CompanyGuidesHow We VerifyAboutPrivacy PolicyTerms of Service

Built in India 🇮🇳

© 2026 ASAI. All rights reserved.