Staff Embedded SW/FW Engineer (Bringup)

Graphcore is a globally recognised leader in Artificial Intelligence computing systems. The company designs advanced semiconductors and data centre hardware that provide the specialised processing power needed to drive AI innovation, while delivering the efficiency required to support its broader adoption.

As part of the SoftBank Group, Graphcore is a member of an elite family of companies responsible for some of the world’s most transformative technologies. We are opening a new AI Engineering Campus in Bengaluru which will play a central role in Graphcore's work building the future of AI computing.

Job Summary

We have an exciting opportunity to be part of a collaborative, cross-functional development team developing C code used to validate cutting-edge, high-performance AI chips and platforms. You will play a critical role in supporting new product introductions and post-silicon validation.

Working within the Post-Silicon Bringup team, you will be involved with bringing first silicon to life, developing code primarily in C to configure and exercise systems and sub-systems on new silicon devices, and working closely with many other teams to help it become a fully characterised and working product, reporting project status/progress to program management on a regular basis. You will have the opportunity to, and be responsible for, leading, mentoring, and providing technical guidance to other engineering team members. In this role, you can leverage your experience and industry knowledge to architect and drive implementation of continuous improvements to test infrastructure and processes.

The Team

The Post-Silicon Bringup team sits within the Architecture and Validation team, we are responsible for bringup and validation of new silicon when it returns from manufacture, enabling and supporting the production SW and FW teams to bring up their software and supporting the Silicon Characterisation team.

Responsibilities and Duties

Plan, design, develop and debug silicon bringup sequences and test in bare metal C/C++ on FPGA/Emulator prior to first silicon
Deploy configuration sequences and validation tests on first silicon and debug them
Develop automated test framework and regression test suites in Python to optimize validation efficiency
Collaborate closely with engineers from many other disciplines on a variety of topics
Work with Validation and Production Test engineering peers to implement best practices and continuous improvements to test methodologies
Analyse test results, identify and debug failures/defects
Contribute to shared test and validation infrastructure
Provide feedback to architects

Candidate Profile

Essential:

Strong experience in Bare metal / embedded C/C++
Good knowledge of digital ASICs.
Be highly motivated, a self starter, and a team player
Ability to work across teams and programming languages to find root causes of deep and complex issues
Experience of the post-silicon validation process applied in digital ASIC environments
Python, Linux
Excellent communication skills and the ability to collaborate with others to solve problems.
Excellent problem-solving, analytical & diagnostic skills

Desirable:

Driver level experience with one or more of the following is highly desirable:

PCIe
Ethernet
Memory technologies (LPDDR, DDR, HBM, …)
Other peripherals such as I2C, I3C, SPI, …

Good knowledge of mixed-signal building blocks such as PLLs, high speed PHYs and IC control/communication protocols is highly desirable.
Experience of Arm CPUs, System IP and debug tools.
Experience of AMBA protocols.
Understanding of ML applications and their workloads.
Experience in Characterization, Failure Analysis, Test Development, Statistical analysis, and Customer Support

Benefits:

In addition to a competitive salary, Graphcore offers a competitive benefits package. We welcome people of different backgrounds and experiences; we’re committed to building an inclusive work environment that makes Graphcore a great home for everyone. We offer an equal opportunity process and understand that there are visible and invisible differences in all of us. We can provide a flexible approach to interview and encourage you to chat to us if you require any reasonable adjustments.